

Programming Xilinx Zynq SoCs with MATLAB and Simulink

Prerequisites

Simulink for System and Algorithm Modeling (or *Simulink for Automotive System Design* or *Simulink for Aerospace System Design*). Knowledge of C and HDL programming languages.

Day 1 of 2	
Zynq Platform Overview and Environment Setup	<p>Objective: Configure Zynq-7000 platform and MATLAB environment.</p> <ul style="list-style-type: none">Zynq-7000 overviewSetting up Zynq platform and softwareConfiguring MATLAB environmentTesting connectivity to Zynq hardware
Introduction to Embedded Coder and HDL Coder	<p>Objective: Configure Simulink models for embedded code generation and effectively interpret the generated code.</p> <ul style="list-style-type: none">Architecture of an embedded applicationGenerating ERT codeCode modulesData structures in generated codeConfiguring a Simulink model for HDL code generationUsing HDL Workflow Advisor
IP Core Generation and Deployment	<p>Objective: Use HDL Workflow Advisor to configure a Simulink model, generate and build both HDL and C code, and deploy to Zynq platform.</p> <ul style="list-style-type: none">Configuring a subsystem for programmable logicConfiguring the target interface and peripheralsGenerating the IP core and integrating with SDKBuilding and deploying the FPGA bitstreamGenerating and deploying a software interface modelTuning parameters with External Mode
Using AXI4 Interface	<p>Objective: Use various AXI interfaces for data communication between processing system and programmable logic.</p> <ul style="list-style-type: none">AXI interface overviewAXI4-Lite applicationsUsing AXI4-StreamAXI4 performance considerations
Processor-in-the-Loop Verification	<p>Objective: Use processor-in-the-loop to verify the algorithm running on Zynq platform and profile the execution times in your production algorithm.</p> <ul style="list-style-type: none">Processor-in-the-loop (PIL) workflow on ZynqPIL verification with model referenceCode execution profiling with PILPIL considerations

