

Generating HDL Code from Simulink

Prerequisites

Signal Processing with Simulink or equivalent experience using Simulink

Day 1 of 2

Preparing Simulink Models for HDL Code Generation	<p>Objective: Prepare a Simulink model for HDL code generation. Generate HDL code and testbench for simple models requiring no optimization.</p> <ul style="list-style-type: none">Preparing Simulink models for HDL code generationGenerating HDL codeGenerating a test benchVerifying generated HDL code with an HDL simulator
Fixed-Point Precision Control	<p>Objective: Establish correspondence between generated HDL code and specific Simulink blocks in the model. Use Fixed-Point Tool to finalize fixed point architecture of the model.</p> <ul style="list-style-type: none">Fixed-point scaling and inheritanceFixed-Point Designer workflowFixed-Point ToolCommand-line interface
Generating HDL Code for Multirate Models	<p>Objective: Generate HDL code for multirate designs.</p> <ul style="list-style-type: none">Preparing a multirate model for generating HDL codeGenerating HDL code with single or multiple clock pinsUnderstanding and applying techniques used for clock domain crossing

Day 2 of 2

Optimizing Generated HDL Code	<p>Objective: Use pipelines to meet design timing requirements. Use specific hardware implementations and share resources for area optimization.</p> <ul style="list-style-type: none">Generating HDL code with the HDL Workflow AdvisorMeeting timing requirements via pipeliningChoosing specific hardware implementations for compatible Simulink blocksSharing FPGA/ASIC resources in subsystemsVerifying that the optimized HDL code is bit-true cycle-accurateMapping Simulink blocks to dedicated hardware resources on FPGA
--------------------------------------	---

Using Native Floating Point	Objective: Implement floating point values and operations in your HDL code. Why and when to use native floating point Target-independent HDL code generation with HDL Coder Fixed-point vs. floating point comparison Optimization of floating point implementations
Interfacing External HDL Code with Generated HDL	Objective: Incorporate hand-written HDL code and/or vendor party IP in your design. Interfacing external HDL code
Verifying HDL Code with Cosimulation	Objective: Verify your HDL code using an HDL simulator in the Simulink model. Verifying HDL code generated with HDL Coder Comparing manually written HDL code with a "golden model" Incorporating HDL code into Simulink for simulation