

DSP for FPGAs

Prerequisites

MATLAB Fundamentals and *Simulink for System and Algorithm Modeling*

Day 1 of 3	
Introduction to DSP FPGA Hardware	<p>Objective: Provide introduction to DSP and FPGA. Understand general FPGA architecture and why FPGAs are uniquely suited to the implementation of DSP algorithms.</p> <ul style="list-style-type: none">From discrete logic to FPGAs -some history!The generic DSP systemDSP cores and processors reviewCustom and semi-custom ASICsSystem-on-chip (SOC)FPGA flexibility and functionalityFPGAs vs Programmable DSPs
Linear Systems DSP Algorithm Review	<p>Objective: Review fundamental concepts of sampling theorem, quantization, Fourier analysis and digital filter design.</p> <ul style="list-style-type: none">Aliasing and reconstruction filtersSampling rates and wordlengthsZ-domain notation and fundamental analysisFIR and IIR filtersDigital filter design and specificationOversampling techniques (sigma delta)
FPGA Technology	<p>Objective: Explore different Xilinx FPGA families and architectures. Provide introduction to Spartan 3 and Virtex-5 FPGAs.</p> <ul style="list-style-type: none">The FPGA technology roadmapClocking rates, data rates and sample ratesFPGA memory and registersInput/output blocks and requirementsBits, Slices and Configurable Logic BlocksComparable MIPs Performance RatingsFPGA Families and Sources
FPGA elements for DSP algorithms	<p>Objective: Understand DSP slices, clocking resources and power consumption.</p> <ul style="list-style-type: none">Building delay lines and Shift RegistersUse of RAM (memory) on FPGAsSerial to Parallel and Parallel to serialMultiplexors for channel selectionFull adders, carry logic, and adder treesMultipliers: Shift and Add; ROM basedEfficient multiplier implementation

Day 1 of 3

DSP Arithmetic Essentials	<p>Objective: Understand fixed point binary arithmetic. Map arithmetic operations to Xilinx FPGA hardware.</p> <ul style="list-style-type: none">2's complement fixed point arithmeticFundamental adders and multiplier arraysDivision and square root arrays....not so easy!Wordlength issues and Fixed point arithmeticSaturate and wraparoundOverflow and underflow
Signal Flow Graph (SFG) Techniques	<p>Objective: Review the representation of DSP algorithms using signal flow graph. Use the Cut Set method to improve timing performance. Implement parallel and serial FIR filters.</p> <ul style="list-style-type: none">DSP/Digital Filter Signal Flow GraphsLatency, delays and "anti-delays"!Re-timing: Cut-set and delay scalingThe transpose FIRPipelining and multichannel architecturesSFG topologies for FPGAs

Day 2 of 3

Frequency Domain Processing	<p>Objective: Discuss the theory and FPGA implementation of the Fast Fourier Transform.</p> <ul style="list-style-type: none">DFT, FFT and IFFTFFT FPGA architecturesFFT wordlength growth and accuracy
Multirate Signal Processing for FPGAs	<p>Objective: Develop polyphase structure for efficient implementation of multirate filters. Use CIC filter for interpolation and decimation.</p> <ul style="list-style-type: none">Upsampling and interpolation filtersDownsampling and decimation filtersEfficient arithmetic for FIR implementationIntegrators and differentiatorsHalf-band, moving average and comb filtersCascade Integrator Comb (CIC) Filters (Hogenauer)Efficient arithmetic for IIR Filtering
CORDIC Techniques	<p>Objective: Introduce CORDIC algorithm for calculation of various trigonometric functions.</p> <ul style="list-style-type: none">CORDIC rotation mode and vector modeCompute cosine and sine functionCompute vector magnitude and angleArchitecture for FPGA implementation

Day 3 of 3

Adaptive DSP Algorithms and Applications	<p>Objective: Introduce LMS algorithm in adaptive signal processing. Illustrate QR algorithm as a Recursive Least Squares (RLS) technique and why it is particularly suited to FPGA implementation.</p> <ul style="list-style-type: none"> Adaptive applications (equalisation, beamforming) LMS Algorithms and parallel implementation Non-canonical LMS algorithms Linear algebra; solving linear systems of equations The QR algorithm for adaptive signal processing QR processing requirements and numerical issues
DSP Enabled Communications and FPGAs	<p>Objective: Review quadrature modulation and pulse-shaping. Discuss implementation of numerically controlled oscillators.</p> <ul style="list-style-type: none"> Quaternary Phase Shift Keying (QPSK) Transmit/Receive Filters - Root Raised Cosine Undersampling and Digital Downconversion Direct digital upconversion Digital IF stages (and fs/4 Systems) Numerically controlled oscillators (NCO) Design partitioning for FPGAs
Timing and Synchronisation Issues	<p>Objective: Cover symbol timing recovery, carrier phase recovery, carrier frequency recovery and frame synchronization.</p> <ul style="list-style-type: none"> Carrier recovery, squaring and Costas loops, PLLs Phase rotations; Sampling rate conversions Symbol timing recovery, early/late gate detection Delay locked loop timing and synchronisation